有芯的世界中,我们共同成长,欢迎光临智芯网 | 免费注册
设计资源库 智芯网 | 把握智能硬件核芯
智芯网 | 把握智能硬件核芯 核芯产品
智芯网 | 把握智能硬件核芯 设计资源库
智芯网 | 把握智能硬件核芯 分类介绍
智芯网 | 把握智能硬件核芯 行业快讯
智芯网 | 把握智能硬件核芯 BOM配电站
智芯网 | 把握智能硬件核芯 专家急诊室
智芯网 | 把握智能硬件核芯 促销
智芯网 | 把握智能硬件核芯 公告
智芯网 | 把握智能硬件核芯 时钟技术
智芯网 | 把握智能硬件核芯 Education
智芯网 | 把握智能硬件核芯 Students Around The World
智芯网 | 把握智能硬件核芯 Uncategorized
智芯网 | 把握智能硬件核芯 Education news
智芯网 | 把握智能硬件核芯 Kids Fashion
智芯网 | 把握智能硬件核芯 College Tips
智芯网 | 把握智能硬件核芯 National Education
智芯网 | 把握智能硬件核芯 Top News
智芯网 | 把握智能硬件核芯 Writing
智芯网 | 把握智能硬件核芯 Education tips
智芯网 | 把握智能硬件核芯 Education Services
智芯网 | 把握智能硬件核芯 For writers
智芯网 | 把握智能硬件核芯 Business News
智芯网 | 把握智能硬件核芯 College life
智芯网 | 把握智能硬件核芯 International Study
智芯网 | 把握智能硬件核芯 Academic help
智芯网 | 把握智能硬件核芯 Education USA
智芯网 | 把握智能硬件核芯 Edutips
智芯网 | 把握智能硬件核芯 Edu
智芯网 | 把握智能硬件核芯 School
智芯网 | 把握智能硬件核芯 College Papers
智芯网 | 把握智能硬件核芯 EduTrics
智芯网 | 把握智能硬件核芯 Students
智芯网 | 把握智能硬件核芯 Tips of Education
智芯网 | 把握智能硬件核芯 EduArticles
智芯网 | 把握智能硬件核芯 Student Blog
智芯网 | 把握智能硬件核芯 College Students
智芯网 | 把握智能硬件核芯 Student Daily News
智芯网 | 把握智能硬件核芯 Essay Writers
智芯网 | 把握智能硬件核芯 Education & Students
智芯网 | 把握智能硬件核芯 Education Students
智芯网 | 把握智能硬件核芯 Educational Articles
智芯网 | 把握智能硬件核芯 EducArticles
智芯网 | 把握智能硬件核芯 High School Life
智芯网 | 把握智能硬件核芯 Special Education blog
智芯网 | 把握智能硬件核芯 About WebHosting
智芯网 | 把握智能硬件核芯 EssayTips
智芯网 | 把握智能硬件核芯 Cloud Hosting
智芯网 | 把握智能硬件核芯 Interactive Education
智芯网 | 把握智能硬件核芯 Students lifestyle
智芯网 | 把握智能硬件核芯 Online Education
智芯网 | 把握智能硬件核芯 Schools
智芯网 | 把握智能硬件核芯 Higher Education News
智芯网 | 把握智能硬件核芯 EssayWriting
智芯网 | 把握智能硬件核芯 High School Education News
智芯网 | 把握智能硬件核芯 Hello world
智芯网 | 把握智能硬件核芯 US News Education
智芯网 | 把握智能硬件核芯 Education Opinion
智芯网 | 把握智能硬件核芯 Department for Education
智芯网 | 把握智能硬件核芯 Dedicated Servers
智芯网 | 把握智能硬件核芯 Site Hosting Service
智芯网 | 把握智能硬件核芯 Best Education
智芯网 | 把握智能硬件核芯 Buy Essay
智芯网 | 把握智能硬件核芯 Paper Writing
智芯网 | 把握智能硬件核芯 Education Platform
智芯网 | 把握智能硬件核芯 Essay Editing
智芯网 | 把握智能硬件核芯 Latest Education News
智芯网 | 把握智能硬件核芯 School Avoidance
智芯网 | 把握智能硬件核芯 Academic Education
智芯网 | 把握智能硬件核芯 Education Academy
智芯网 | 把握智能硬件核芯 Topics for Essays
智芯网 | 把握智能硬件核芯 Best Essay Topics
智芯网 | 把握智能硬件核芯 EduC
智芯网 | 把握智能硬件核芯 Tips for Writing
智芯网 | 把握智能硬件核芯 CV Writing
智芯网 | 把握智能硬件核芯 Custom Writing
智芯网 | 把握智能硬件核芯 EduCat
智芯网 | 把握智能硬件核芯 Essay Writing Tips
智芯网 | 把握智能硬件核芯 Article Writing
智芯网 | 把握智能硬件核芯 Academic Papers
智芯网 | 把握智能硬件核芯 Writing Tips
设计资源库

单端时钟信号与差分输入端的匹配

Recommend schematic for wiring a differential input to accept single ended levels

Figure 1: Recommend schematic for wiring a differential input to accept single ended levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage Vref = VCC/2 is generated by the bias resistors R1and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5V and VCC = 3.3V, R1 and R2 value should be adjusted to set Vref at 1.25V. The values below are for when both the single ended swing and Vcc are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single ended applications, the swing can be larger, however VIL cannot be less than -0.3V and VIH cannot be more than Vcc+0.3. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

我要留言

*

*

智芯网 | 把握智能硬件核心
智芯网 | 把握智能硬件核心
听专家的少走弯路
智芯网 | 把握智能硬件核芯
何宾

数字系统设计专家,EDA技术领域畅销书作者。

从业:15年 领域:FPGA,EDA 器件:XiLinx,STC 不对路,寻找其他 诊断专家》
QQ客服 登录注册
菜鸟也有春天!
智芯网 针对电子菜鸟们新案子设计中存在的具体困难,提供从方案遴选,器件比对,原理指导,成本预测到BOM生产配单的一站式陪伴服务。
扫二维码
扫二维码
返回顶部

X

请先登录,以享受更多特权

忘记密码,找回

Loading 登录中...

没有帐号,注册

注册微信验证

关注智芯网微信服务号,发送“注册”得到验证码

已有帐号,登录

Loading 注册中...

已有帐号,登录

发送中...